Login / Signup
Implementation of pipelined multipliers on Xilinx FPGAs.
Tien-Toan Do
Holger Kropp
Markus Schwiegershausen
Peter Pirsch
Published in:
FPL (1997)
Keyphrases
</>
hardware implementation
field programmable gate array
fpga implementation
hardware architecture
high speed
dedicated hardware
reconfigurable hardware
database
neural network
data mining
signal processing
real world
parallel processing
hardware design