Login / Signup
An efficient hardware architecture of the optimised SIFT descriptor generation.
Wenjuan Deng
Yiqun Zhu
Hao Feng
Zhiguo Jiang
Published in:
FPL (2012)
Keyphrases
</>
hardware architecture
sift descriptors
hardware implementation
keypoints
hardware architectures
discriminative power
global context
associative memory
field programmable gate array
image matching
projective invariants
face recognition
feature extraction
xilinx virtex