Login / Signup

Evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation.

Kazuya TanigawaTetsuo Hironaka
Published in: FPT (2008)
Keyphrases