Login / Signup

High throughput, parallelized 128-bit AES encryption in a resource-limited FPGA.

Christopher CaltagironeKasi Anantha
Published in: SPAA (2003)
Keyphrases