Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs.