Partitioning and Placement Technique for CMOS Gate Arrays.
Gotaro OdawaraTakahisa HiraideOsamu NishinaPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1987)
Keyphrases
- cmos technology
- focal plane
- nm technology
- gate dielectrics
- high speed
- infrared
- low power
- power consumption
- analog vlsi
- low cost
- delay insensitive
- imaging systems
- low voltage
- arbitrary size
- partitioning algorithm
- metal oxide semiconductor
- nano scale
- vlsi circuits
- parallel processing
- multiscale
- artificial neural networks
- power supply
- website
- search engine