Efficient Hardware Architectures and Implementations of Packet-Level Erasure Coding Schemes for High Data Rate Reliable Satellite Communications.
Dimitris TheodoropoulosNektarios KranitisAntonis M. PaschalisElias MachairasAntonios PaschalisPublished in: IEEE Trans. Aerosp. Electron. Syst. (2022)