Login / Signup

Using GALS architecture to reduce the impact of long wire delay on FPGA performance.

Xin JiaRanga Vemuri
Published in: ASP-DAC (2005)
Keyphrases