Login / Signup
A strategy for fault tolerant reconfigurable Network-on-Chip design.
Navonil Chatterjee
Priyajit Mukherjee
Santanu Chattopadhyay
Published in:
VDAT (2016)
Keyphrases
</>
fault tolerant
fault tolerance
interconnection networks
distributed systems
load balancing
fault isolation
network on chip
metadata
low cost