Login / Signup
Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 μ m HV-CMOS Technology.
Yashodhan Moghe
Torsten Lehmann
Tim Piessens
Published in:
IEEE J. Solid State Circuits (2011)
Keyphrases
</>
high voltage
cmos technology
power dissipation
low power
power consumption
operating conditions
low voltage
control system
spl times
normal operation
image processing
multi view