Login / Signup
A New Economical Implementation for Scannable Flip-Flops in MOS.
Dilip K. Bhavsar
Published in:
IEEE Des. Test (1986)
Keyphrases
</>
flip flops
cmos technology
pattern recognition
neural network
relational databases
power consumption
hardware implementation
multiple input