Novel hardware architecture for fast address lookups.

Pronita Mehrotra Paul D. Franzon

Published in: IEEE Commun. Mag. (2002)

Keyphrases

hardware architecture
hardware implementation
field programmable gate array
hardware architectures
real time
machine learning
information systems
computational complexity
data analysis
low cost
efficient implementation
block matching motion estimation