• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Synthesizing "Verification Aware" Models: Why and How?

Malay K. GanaiAkira MukaiyamaAarti GuptaKazutoshi Wakabayashi
Published in: VLSI Design (2007)
Keyphrases