Login / Signup

TileNET: Scalable Architecture for High-Throughput Ternary Convolution Neural Networks Using FPGAs.

Sahu Sai VikramVibha PantyMihir ModyMadhura Purnaprajna
Published in: VLSI Design (2018)
Keyphrases