Efficient floating-point logarithm unit for FPGAs.

Nikolaos Alachiotis Alexandros Stamatakis

Published in: IPDPS Workshops (2010)

Keyphrases

floating point
sparse matrices
square root
fixed point
parallel architectures
three dimensional
instruction set
frequency domain
fourier transform
floating point arithmetic