Login / Signup

A 3.0 Gb/s clock data recovery circuits based on digital DLL for clock-embedded display interface.

Jae-Wook KwonXuefan JinGyoo-Cheol HwangJung-Hoon ChunKee-Won Kwon
Published in: ESSCIRC (2012)
Keyphrases