Login / Signup
Architectural design and realization of a single-chip Viterbi decoder.
Marc Biver
Hubert Kaeslin
Carlo Tommasini
Published in:
Integr. (1989)
Keyphrases
</>
architectural design
single chip
noisy channel
low power
low cost
design decisions
software architecture
cmos image sensor
image sensor
embedded processors
power consumption
high speed
image reconstruction
trade off
multimedia
low power consumption
information systems
artificial intelligence