Login / Signup
Nano Design of a Symmetrical Junction Non-Aligned Double Gate FET Device with Improved Analog Figure of Merit.
Banoth Vasu Naik
Arun Kumar Sinha
Published in:
ICM (2022)
Keyphrases
</>
figure of merit
nano scale
data conversion
bit rate