Multi Clock Flooded LDPC Decoding Architecture with Reduced Memory and Interconnect.

Oana Boncalo Ioana Mot

Published in: ISVLSI (2016)

Keyphrases

high speed
ldpc codes
decoding algorithm
low density parity check
associative memory
random access
memory management
parallel architecture
processing elements
management system
memory requirements
memory access
clock frequency