FPGA implementation of a flexible decoder for long LDPC codes.

Christiane Beuschel Hans-Jörg Pfleiderer

Published in: FPL (2008)

Keyphrases

fpga implementation
ldpc codes
decoding algorithm
error correction
hardware implementation
message passing
low density parity check
image transmission
rate allocation
field programmable gate array
compressed images
channel coding
image compression