RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction.

Shang-Wei Tu Jing-Yang Jou Yao-Wen Chang

Published in: ISCAS (4) (2005)

Keyphrases

high speed
complexity reduction
simulation model
low cost
mathematical model
power dissipation
simulation environment
simulation models
chip design