Login / Signup

Real-time FPGA architecture of extended linear convolution for digital image scaling.

Chung-Chi LinMing-Hwa SheuHuann-Keng ChiangWen-Kai TsaiZeng-Chuan Wu
Published in: FPT (2008)
Keyphrases