Login / Signup

Design-space exploration of ultra-low power CMOS logic gates in a 28 nm FD-SOI technology.

Marten VohrmannPhilippe GeislerThorsten JungeblutUlrich Rückert
Published in: ECCTD (2017)
Keyphrases