Login / Signup

A voltage-scalable zero-delay-overhead scheme for standby power reduction in dynamic register files.

Khawar SarfrazMansun Chan
Published in: MWSCAS (2016)
Keyphrases
  • power reduction
  • power dissipation
  • power consumption
  • clock gating
  • low power
  • image processing
  • highly scalable
  • distributed systems