A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits.

Published in: J. Low Power Electron. (2010)

Keyphrases