Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction.

Bo Fu Paul Ampadu

Published in: IEEE Trans. Circuits Syst. II Express Briefs (2010)

Keyphrases

low cost
error correction
efficient computation
evolutionary algorithm
high speed
high density
space reduction
database systems
wireless sensor networks
response time
prefetching
evolvable hardware