Satisfiability modulo theory based methodology for floorplanning in VLSI circuits.

Suchandra Banerjee Anand Ratna Suchismita Roy

Published in: ISED (2016)

Keyphrases

vlsi circuits
theoretical framework
low power
real time
computer vision
case study
computational complexity
np complete
propositional logic