Sign in
FPGA implementation of a challenge pre-processing structure arbiter PUF designed for machine learning attack resistance.
Wei Ge
Shenxin Hu
Ji Quan Huang
Bo Liu
Min Zhu
Published in:
IEICE Electron. Express (2020)
Keyphrases
</>
machine learning
preprocessing
fpga implementation
pattern recognition
data mining
data analysis
open source
machine learning methods
hardware implementation
learning algorithm
machine learning algorithms
case study
software engineering
parallel processing
message passing
field programmable gate array