Login / Signup
Formal Verification of VHDL Descriptions in the Prevail Environment.
Dominique Borrione
Laurence V. Pierre
Ashraf M. Salem
Published in:
IEEE Des. Test Comput. (1992)
Keyphrases
</>
formal verification
model checking
real time
model checker
bounded model checking
mobile robot
hardware implementation
hardware design
automated verification