400 Gb/s Programmable Packet Parsing on a Single FPGA.

Michael Attig Gordon J. Brebner

Published in: ANCS (2011)

Keyphrases

high speed
low cost
single chip
natural language
general purpose
unsupervised learning
dependency parsing
image processing
hardware implementation
field programmable gate array
hardware design
natural language parsing