Login / Signup

A 32×24-bit multiplier-accumulator with advanced rectangular styled Wallace-tree structure.

Niichi ItohYasumasa TsukamotoTakeshi ShibagakiKoji NiiHidehiro TakataHiroshi Makino
Published in: ISCAS (1) (2005)
Keyphrases