• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 28.3 mW PA-Closed Loop for Linearity and Efficiency Improvement Integrated in a + 27.1 dBm WCDMA CMOS Power Amplifier.

Shouhei KousaiKohei OnizukaTakashi YamaguchiYasuhiko KuriyamaMasami Nagaoka
Published in: IEEE J. Solid State Circuits (2012)
Keyphrases