Sign in

A 14-bit 100MS/s pipelined A/D converter with 2b interstage redundancy.

Kun AoYajuan HeLiang LiYuxin WangQiang Li
Published in: ISIC (2014)
Keyphrases