Sign in

A scalable hardware architecture for prime number validation.

Ray C. C. CheungAshley BrownWayne LukPeter Y. K. Cheung
Published in: FPT (2004)
Keyphrases
  • hardware architecture
  • small number
  • software engineering
  • general purpose
  • artificial intelligence
  • support vector
  • computational complexity
  • data processing