Login / Signup
An all-digital duty-cycle and phase-skew correction circuit for QDR DRAMs.
Jeong Cho
Young-Jae Min
Published in:
IEICE Electron. Express (2018)
Keyphrases
</>
duty cycle
real time
data management
circuit design
single phase
phase locked loop