Sign in
Fast and accurate estimation of floorplans in logic/high-level synthesis.
Kia Bazargan
Abhishek Ranjan
Majid Sarrafzadeh
Published in:
ACM Great Lakes Symposium on VLSI (2000)
Keyphrases
</>
accurate estimation
high level synthesis
parallel architecture
logic programming
modal logic
classical logic
information systems
multi valued
expert systems