Login / Signup

A timing model for static CMOS gates.

Hau-Yung ChenSantanu Dutta
Published in: ICCAD (1989)
Keyphrases