C5: Cross-Cores Cache Covert Channel.

Clémentine Maurice Christoph Neumann Olivier Heen Aurélien Francillon

Published in: DIMVA (2015)

Keyphrases

covert channel
processor core
security requirements
data access
query processing
operating system
prefetching
case study
open source
network traffic
main memory
memory access
dynamic random access memory