A Performance Enhanced Dual-switch Network-on-chip Architecture.

Lian Zeng Xin Jiang Takahiro Watanabe

Published in: IPSJ Trans. Syst. LSI Des. Methodol. (2015)

Keyphrases

network on chip
multi processor
routing algorithm
network simulator
packet switched
high speed
data transfer
single processor