Efficient validity checking for processor verification.

Robert B. Jones David L. Dill Jerry R. Burch

Published in: ICCAD (1995)

Keyphrases

high speed
image sequences
cost effective
parallel architectures
databases
machine learning
image processing
multiscale
low cost
computationally efficient
parallel processing
highly efficient
verification method