A global approach to improve conditional hardware reuse in high-level synthesis.

Olga Peñalba José M. Mendías Román Hermida

Published in: J. Syst. Archit. (2002)

Keyphrases

high level synthesis
real time
low cost
parallel architecture
computer systems
hardware implementation
power consumption
hardware architecture