Power Aware Dividers in FPGA.

Gustavo Sutter Jean-Pierre Deschamps Gery Bioul Eduardo I. Boemo

Published in: PATMOS (2004)

Keyphrases

power consumption
power reduction
hardware implementation
high speed
hardware design
field programmable gate array
real time
real time image processing
parallel hardware
low cost
low power consumption
data flow
digital signal
hardware architecture
signal processing
website
search engine
databases