Login / Signup

A 1.2-6 Gb/s, 4.2 pJ/bit Clock & Data Recovery circuit with high jitter tolerance in 0.14μm CMOS.

Arnoud P. van der WelGerrit den Besten
Published in: ESSCIRC (2011)
Keyphrases