Login / Signup

A 1.2-6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High Jitter Tolerance in 0.14 µm CMOS.

Arnoud P. van der WelGerrit den Besten
Published in: IEEE J. Solid State Circuits (2012)
Keyphrases