Login / Signup
Optimization Methodology for a 460-MHz-GBW and 80-dB-SNR Low-Power Current-Mode Amplifier.
Pietro Maris Ferreira
Anthony Kolar
Philippe Bénabès
Published in:
SBCCI (2015)
Keyphrases
</>
low power
high speed
high power
low cost
power consumption
cmos technology
single chip
digital signal processing
nm technology
logic circuits
low voltage
signal to noise ratio
wide dynamic range
real time
delay insensitive
vlsi circuits
high density
image sensor
vlsi architecture
wireless transmission
gate array