Low-Jitter Multi-Output All-Digital Clock Generator Using DTC-Based Open Loop Fractional Dividers.

Published in: IEEE J. Solid State Circuits (2018)

Keyphrases