A Multi-Folded MCML for Ultra-Low-Voltage High-Performance in Deeply Scaled CMOS.

Gaetano Palumbo Giuseppe Scotti

Published in: IEEE Trans. Circuits Syst. (2020)

Keyphrases

low voltage
power line
design considerations
cmos technology
power management
random access memory
high speed
low power
image processing
response time
low cost