Login / Signup
Process technology and design parameter impact on SRAM Bit-Cell Sleep effectiveness.
Gururaj Shamanna
Bhunesh S. Kshatri
Raja Gaurav
Y. S. Tew
Percy Marfatia
Y. K. Raghavendra
V. Naik
Published in:
SoCC (2010)
Keyphrases
</>
design process
case study
rapid development
random access memory
design tools
high speed
design decisions
sensemaking
computer systems
data processing
cost effective
engineering design
low cost
human factors
design space
current status
design considerations
enabling technology
design requirements
information systems