Design of 10T SRAM cell with improved read performance and expanded write margin.

Ashish SachdevaV. K. Tomar
Published in: IET Circuits Devices Syst. (2021)