Login / Signup
Design of highly linear multipliers using floating gate transistors and/or source degeneration resistor.
Sri Raga Sudha Garimella
Jaime Ramírez-Angulo
Antonio J. López-Martín
Ramón González Carvajal
Published in:
ISCAS (2008)
Keyphrases
</>
circuit design
learning algorithm
feature extraction
training data
data streams